1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
#pragma once
#include "dis.h"
static inline void MOVi64(void **codep, int Rd, uint64_t val) {
int shift_nybbles = 0;
do {
int k = shift_nybbles != 0 ? 1 : 0;
op32(codep, 0x69400000 | k << 28 | Rd | (val & 0xffff) << 4 |
shift_nybbles << 20);
shift_nybbles++;
val >>= 16;
} while(val);
}
static inline void LDRxi(void **codep, int Rt, int Rn, uint32_t off,
bool regsize_64, enum pcrel_load_mode load_mode) {
int size, opc;
bool sign, simd;
switch (load_mode) {
case PLM_U8: size = 0; sign = false; simd = false; break;
case PLM_S8: size = 0; sign = true; simd = false; break;
case PLM_U16: size = 1; sign = false; simd = false; break;
case PLM_S16: size = 1; sign = true; simd = false; break;
case PLM_U32: size = 2; sign = false; simd = false; break;
case PLM_S32: size = 2; sign = true; simd = false; break;
case PLM_U64: size = 3; sign = false; simd = false; break;
case PLM_U32_SIMD: size = 2; opc = 1; simd = true; break;
case PLM_U64_SIMD: size = 3; opc = 1; simd = true; break;
case PLM_U128_SIMD: size = 0; opc = 3; simd = true; break;
default: __builtin_abort();
}
if (simd) {
off /= 1 << (size | (opc & 1) << 2);
} else {
off /= 1 << size;
opc = sign ? (regsize_64 ? 2 : 3) : 1;
}
op32(codep, 0x39000000 | Rt | Rn << 5 | off << 10 | opc << 22 | simd << 26 |
size << 30);
}
static inline void ADRP_ADD(void **codep, int reg, uint64_t pc, uint64_t dpc) {
uintptr_t diff = (dpc & ~0xfff) - (pc & ~0xfff);
/* ADRP reg, dpc */
op32(codep, 0x90000000 | reg | (diff & 0x3000) << 17 | (diff & 0xffffc000) >> 8);
uint32_t lo = pc & 0xfff;
if (lo) {
/* ADD reg, reg, #lo */
op32(codep, 0x91000000 | reg | reg << 5 | lo << 10);
}
}
static inline void BR(void **codep, int reg) {
op32(codep, 0xd61f0000 | reg << 5);
}
|
