1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
|
#include "arm64/assemble.h"
static NOINLINE UNUSED
void transform_dis_pcrel(struct transform_dis_ctx *ctx, uint_tptr dpc, unsigned reg,
enum pcrel_load_mode load_mode) {
ctx->write_newop_here = NULL;
void **codep = ctx->rewritten_ptr_ptr;
if (load_mode >= PLM_U32_SIMD) {
int reg = arm64_get_unwritten_temp_reg(&ctx->arch);
MOVi64(codep, 0, dpc);
LDRxi(codep, reg, 0, 0, true, load_mode);
} else {
MOVi64(codep, reg, dpc);
LDRxi(codep, reg, reg, 0, true, load_mode);
}
}
static NOINLINE UNUSED
void transform_dis_branch(struct transform_dis_ctx *ctx, uint_tptr dpc, int cc) {
/* TODO fix BL */
#ifdef TRANSFORM_DIS_VERBOSE
printf("transform_dis (%p): branch => %p\n", (void *) ctx->pc, (void *) dpc);
#endif
if (dpc >= ctx->pc_patch_start && dpc < ctx->pc_patch_end) {
ctx->err = SUBSTITUTE_ERR_FUNC_BAD_INSN_AT_START;
return;
}
ctx->write_newop_here = NULL;
int mov_br_size = size_of_MOVi64(dpc) + 4;
void **codep = ctx->rewritten_ptr_ptr;
if ((cc & CC_ARMCC) == CC_ARMCC) {
int icc = (cc & 0xf) ^ 1;
Bccrel(codep, icc, 4 + mov_br_size);
} else if ((cc & CC_XBXZ) == CC_XBXZ) {
ctx->modify = true;
ctx->newval[0] = ctx->pc + 4 + mov_br_size;
ctx->newval[1] = 1; /* do invert */
ctx->write_newop_here = *codep; *codep += 4;
}
int reg = arm64_get_unwritten_temp_reg(&ctx->arch);
MOVi64(codep, reg, dpc);
BR(codep, reg);
}
static void transform_dis_pre_dis(UNUSED struct transform_dis_ctx *ctx) {}
static void transform_dis_post_dis(struct transform_dis_ctx *ctx) {
uint32_t op = ctx->op;
ctx->arch.regs_possibly_written |= op & 31;
ctx->arch.regs_possibly_written |= op >> 10 & 31;
ctx->arch.regs_possibly_written |= op >> 16 & 31;
}
|
