aboutsummaryrefslogtreecommitdiff
path: root/lib/x86
diff options
context:
space:
mode:
authorcomex2015-02-08 22:06:56 -0500
committercomex2015-02-08 22:06:56 -0500
commitfdad44c4ccb219454c698645d4f2cb9726826c06 (patch)
tree6c4fd37dd9181f7ba336a16637999da714e17b23 /lib/x86
parentright, going to bed (diff)
downloadsubstitute-fdad44c4ccb219454c698645d4f2cb9726826c06.tar.gz
starting x86 support
Diffstat (limited to 'lib/x86')
-rw-r--r--lib/x86/dis-tables.h99
-rw-r--r--lib/x86/dis-x86.inc.h315
-rw-r--r--lib/x86/jump-patch.h32
-rw-r--r--lib/x86/misc.h9
4 files changed, 331 insertions, 124 deletions
diff --git a/lib/x86/dis-tables.h b/lib/x86/dis-tables.h
deleted file mode 100644
index 6d24b16..0000000
--- a/lib/x86/dis-tables.h
+++ /dev/null
@@ -1,99 +0,0 @@
-#pragma once
-#include <stdlib.h>
-/*
-prefixes REX opc ModR/M SIB displacement immediate
-
-1A/C: modrm stuff
-i64: 32 only
-o64: 64 only
-
-CDEGMNPQRSUVW: modrm
-EMQW: modrm w/ address
-IJO: immediate
-L: 8-bit immediate
-
-a Two one-word operands in memory or two double-word operands in memory, depending on operand-size attribute (used only by the BOUND instruction).
-b Byte, regardless of operand-size attribute.
-c Byte or word, depending on operand-size attribute.
-d Doubleword, regardless of operand-size attribute.
-dq Double-quadword, regardless of operand-size attribute.
-p 32-bit, 48-bit, or 80-bit pointer, depending on operand-size attribute.
-pd 128-bit or 256-bit packed double-precision floating-point data. pi Quadword MMX technology register (for example: mm0).
-ps 128-bit or 256-bit packed single-precision floating-point data. q Quadword, regardless of operand-size attribute.
-qq Quad-Quadword (256-bits), regardless of operand-size attribute. s 6-byte or 10-byte pseudo-descriptor.
-sd Scalar element of a 128-bit double-precision floating data.
-ss Scalar element of a 128-bit single-precision floating data.
-si Doubleword integer register (for example: eax).
-v Word, doubleword or quadword (in 64-bit mode), depending on operand-size attribute.
-w Word, regardless of operand-size attribute.
-x dq or qq based on the operand-size attribute.
-y Doubleword or quadword (in 64-bit mode), depending on operand-size attribute.
-z Word for 16-bit operand-size or doubleword for 32 or 64-bit operand-size.
-
-*/
-#define REP4(x) x, x, x, x
-#define REP8(x) REP4(x), REP4(x)
-#define REP16(x) REP8(x), REP8(x)
-#define I_8 0x01
-#define I_16 0x02
-#define I_24 0x04
-#define I_v 0x04
-#define I_z 0x05
-#define I_p 0x06
-#define I_MOD 0x08
-#define I_ADDR 0x10
-#define I_MODA (I_MOD|I_ADDR)
-#define I_PFX 0x20
-#define I_BAD 0x80
-#define I_SPEC 0x00
-#ifdef TARGET_x86_64
-#define if64(_64, _32) _64
-#else
-#define if64(_64, _32) _32
-#endif
-#define i64(x) if64(I_BAD, x)
-#define o64(x) if64(x, I_BAD)
-
-static const uint8_t onebyte_bits[] = {
-/*0x*/ REP4(I_MODA), I_8, I_v, i64(0), i64(0), REP4(I_MODA), I_8, I_z, i64(0), I_SPEC,
-/*1x*/ REP4(I_MODA), I_8, I_v, i64(0), i64(0), REP4(I_MODA), I_8, I_z, i64(0), i64(0),
-/*2x*/ REP4(I_MODA), I_8, I_v, I_PFX, i64(0), REP4(I_MODA), I_8, I_z, I_PFX, i64(0),
-/*3x*/ REP4(I_MODA), I_8, I_v, I_PFX, i64(0), REP4(I_MODA), I_8, I_z, I_PFX, i64(0),
-/*4x*/ REP16(if64(PFX, 0)),
-/*5x*/ REP16(0),
-/*6x*/ i64(0), i64(0), i64(I_MOD), I_MOD|I_ADD, I_PFX, I_PFX, I_PFX, I_PFX,
- I_z, I_MODA|I_z, I_8, I_MODA|I_8, REP4(0),
-/*7x*/ REP16(I_8),
-/*8x*/ I_MODA|I_8, I_MODA|I_v, i64(I_MODA|I_8), I_MODA|I_8, I_MODA|I_8, I_MODA|I_v, I_MODA|I_8, I_MODA|I_v,
- REP4(I_MODA), I_MOD, I_MODA, I_MOD, I_MODA,
-/*9x*/ REP8(0), 0, 0, i64(0), 0, 0, 0, 0, 0,
-/*Ax*/ I_8, I_v, I_8, I_v, REP4(0), I_8, I_z, 0, 0, 0, 0, 0, 0,
-/*Bx*/ REP8(I_8), REP8(I_v),
-/*Cx*/ I_MODA|I_8, I_MODA|I_8, I_16, 0, i64(I_MODA), i64(I_MODA), I_MODA|I_8, I_MODA|I_8,
- I_24, 0, I_16, 0, 0, I_8, i64(0), 0,
-/*Dx*/ REP4(I_MODA), i64(I_8), i64(I_8), I_BAD, 0, REP8(I_SPEC),
-/*Ex*/ REP8(I_8), I_z, I_z, I_p, I_8, 0, 0, 0, 0,
-/*Fx*/ I_PFX, I_BAD, I_PFX, I_PFX, 0, 0, I_MODA, I_MODA, 0, 0, 0, 0, 0, 0, I_MODA, I_MODA,
-};
-_Static_assert(sizeof(onebyte_bits) == 256, "onebyte_bits");
-
-static const uint8_t _0f_bits[] = {
-/*0x*/ I_MODA, I_MODA, 0, 0, I_BAD, o64(0), 0, o64(0), 0, 0, I_BAD, 0, 0, I_MODA, 0, 0,
-/*1x*/ REP8(I_MODA), I_MODA, I_BAD, I_BAD, I_BAD, I_BAD, I_BAD, I_BAD, I_MODA,
-/*2x*/ REP4(I_MOD), REP4(I_BAD), REP8(I_MODA),
-/*3x*/ 0, 0, 0, 0, 0, 0, I_BAD, 0, I_SPEC, I_BAD, I_SPEC, I_BAD, REP4(I_BAD),
-/*4x*/ REP16(I_MODA),
-/*5x*/ I_MOD, I_MODA, I_MODA, I_MODA, REP4(I_MODA), REP8(I_MODA),
-/*6x*/ REP16(I_MODA),
-/*7x*/ I_MODA, I_MOD|I_8, I_MOD|I_8, I_MOD|I_8, I_MODA, I_MODA, I_MODA, 0,
- I_MODA, I_MODA, I_BAD, I_BAD, REP4(I_MODA),
-/*8x*/ REP16(I_z),
-/*9x*/ REP16(I_MODA),
-/*Ax*/ 0, 0, 0, 0, 0, 0, I_BAD, I_BAD, 0, 0, 0, I_MODA, I_MODA|I_8, I_MODA, I_MODA, I_MODA,
-/*Bx*/ REP8(I_MODA), I_MODA, 0, I_MODA|I_8, I_MODA, REP4(I_MODA),
-/*Cx*/ I_MODA, I_MODA, I_MODA|I_8, I_MODA, I_MODA|I_8, I_MOD|I_8, I_MODA|I_8, I_MODA|I_z, REP8(0),
-/*Dx*/ REP4(I_MODA), I_MODA, I_MODA, I_MODA, I_MOD, REP8(I_MODA),
-/*Ex*/ REP16(I_MODA),
-/*Fx*/ REP4(I_MODA), I_MODA, I_MODA, I_MODA, I_MOD, REP4(I_MODA), I_MODA, I_MODA, I_MODA, I_BAD,
-};
-_Static_assert(sizeof(_0f_bits) == 256, "_0f_bits");
diff --git a/lib/x86/dis-x86.inc.h b/lib/x86/dis-x86.inc.h
index 83645ec..e0259ea 100644
--- a/lib/x86/dis-x86.inc.h
+++ b/lib/x86/dis-x86.inc.h
@@ -1,40 +1,305 @@
-static void P(dis_onebyte)(tdis_ctx ctx) {
- uint8_t *ptr = ctx->ptr;
+/*
+random notes:
+
+REX: 0100wrxb
+
+prefixes REX opc ModR/M SIB displacement immediate
+
+1A/C: modrm stuff
+i64: 32 only
+o64: 64 only
+
+CDEGMNPQRSUVW: modrm
+EMQW: modrm w/ address
+IJO: immediate
+L: 8-bit immediate
+
+VEX last byte 1:0: {none, 66, f3, f2}
+
+*/
+
+
+/* This is probably not the most efficient implementation, but hopefully good
+ * enough... */
+
+#define REP4(x) x, x, x, x
+#define REP8(x) REP4(x), REP4(x)
+#define REP16(x) REP8(x), REP8(x)
+#define I_8 0x01
+#define I_16 0x02
+#define I_24 0x03
+#define I_32 0x04
+#define I_v 0x05
+#define I_z 0x06
+#define I_p 0x07
+#define I_IMM_MASK 0x07
+#define I_MOD 0x08
+#define I_ADDR 0x10
+#define I_MODA (I_MOD|I_ADDR)
+/* mutually exclusive types */
+#define I_PFX 0x20 /* prefix */
+#define I_JMP 0x40 /* execution does not continue after this */
+#define I_SPEC 0x60 /* special case */
+#define I_TYPE_MASK 0x60
+#define I_JIMM (0x80|I_JMP) /* imm is jump offset */
+#define I_BAD 0x80
+#ifdef TARGET_x86_64
+#define if64(_64, _32) _64
+#else
+#define if64(_64, _32) _32
+#endif
+#define i64(x) if64(I_BAD, x)
+#define o64(x) if64(x, I_BAD)
+
+static const uint8_t onebyte_bits[] = {
+/*00*/ REP4(I_MODA), I_8, I_z, i64(0), i64(0), REP4(I_MODA), I_8, I_z, i64(0), I_SPEC,
+/*10*/ REP4(I_MODA), I_8, I_z, i64(0), i64(0), REP4(I_MODA), I_8, I_z, i64(0), i64(0),
+/*20*/ REP4(I_MODA), I_8, I_z, I_PFX, i64(0), REP4(I_MODA), I_8, I_z, I_PFX, i64(0),
+/*30*/ REP4(I_MODA), I_8, I_z, I_PFX, i64(0), REP4(I_MODA), I_8, I_z, I_PFX, i64(0),
+/*40*/ REP16(if64(I_PFX, 0)),
+/*50*/ REP16(0),
+/*60*/ i64(0), i64(0), i64(I_MOD), I_MODA, I_PFX, I_PFX, I_PFX, I_PFX,
+ /*68*/ I_z, I_MODA|I_z, I_8, I_MODA|I_8, REP4(0),
+/*70*/ REP16(I_8|I_JIMM),
+/*80*/ I_MODA|I_8, I_MODA|I_v, i64(I_MODA|I_8), I_MODA, I_MODA, I_MODA, I_MODA, I_MODA,
+ /*88*/ REP4(I_MODA), I_MODA, I_MOD, I_MODA, if64(I_PFX, I_MODA),
+/*90*/ REP8(0), 0, 0, i64(I_p), 0, 0, 0, 0, 0,
+/*A0*/ I_8, I_v, I_8, I_v, REP4(0), I_8, I_z, 0, 0, 0, 0, 0, 0,
+/*B0*/ REP8(I_8), REP8(I_v),
+/*C0*/ I_MODA|I_8, I_MODA|I_8, I_16|I_JMP, I_JMP,
+ /*C4*/ if64(I_PFX, I_MODA), if64(I_PFX, I_MODA), I_MODA|I_8, I_MODA|I_8,
+ /*C8*/ I_24, 0, I_16|I_JMP, I_JMP, 0, I_8, i64(0), I_JMP,
+/*D0*/ REP4(I_MODA), i64(I_8), i64(I_8), I_BAD, 0, REP8(I_SPEC),
+ /* don't treat ljmp as a jump for now */
+/*E0*/ REP4(I_8|I_JIMM), REP4(I_8),
+ /*E8*/ (I_z|I_JIMM)&~I_JMP, I_z|I_JIMM, i64(I_p), I_8|I_JIMM, 0, 0, 0, 0,
+/*F0*/ I_PFX, I_BAD, I_PFX, I_PFX, 0, 0, I_MODA, I_MODA,
+ /*F8*/ 0, 0, 0, 0, 0, 0, I_MODA, I_SPEC,
+};
+_Static_assert(sizeof(onebyte_bits) == 256, "onebyte_bits");
+
+/* Note:
+ *All* currently defined 0f 38 opcodes are I_MODA. Assuming that any
+ unknown such opcodes are also I_MODA is probably better than generic
+ unknown.
+ Similarly, all defined 0f 3a opcodes are I_MODA|I_8.
+*/
+
+static const uint8_t _0f_bits[] = {
+/*00*/ I_MODA, I_MODA, 0, 0, I_BAD, o64(0), 0, o64(0),
+ /*08*/ 0, 0, I_BAD, 0, 0, I_MODA, 0, 0,
+/*10*/ REP8(I_MODA), I_MODA, I_BAD, I_BAD, I_BAD, I_BAD, I_BAD, I_BAD, I_MODA,
+/*20*/ REP4(I_MOD), REP4(I_BAD), REP8(I_MODA),
+/*30*/ 0, 0, 0, 0, 0, 0, I_BAD, 0, I_MODA, I_BAD, I_MODA|I_8, I_BAD, REP4(I_BAD),
+/*40*/ REP16(I_MODA),
+/*50*/ I_MOD, I_MODA, I_MODA, I_MODA, REP4(I_MODA), REP8(I_MODA),
+/*60*/ REP16(I_MODA),
+/*70*/ I_MODA, I_MOD|I_8, I_MOD|I_8, I_MOD|I_8, I_MODA, I_MODA, I_MODA, 0,
+ /*78*/ I_MODA, I_MODA, I_BAD, I_BAD, REP4(I_MODA),
+/*80*/ REP16(I_z),
+/*90*/ REP16(I_MODA),
+/*Ax*/ 0, 0, 0, 0, 0, 0, I_BAD, I_BAD,
+ /*A8*/ 0, 0, 0, I_MODA, I_MODA|I_8, I_MODA, I_MODA, I_MODA,
+/*B0*/ REP8(I_MODA), I_MODA, 0, I_MODA|I_8, I_MODA, REP4(I_MODA),
+/*C0*/ I_MODA, I_MODA, I_MODA|I_8, I_MODA, I_MODA|I_8, I_MOD|I_8, I_MODA|I_8, I_MODA|I_z,
+ /*C8*/ REP8(0),
+/*D0*/ REP4(I_MODA), I_MODA, I_MODA, I_MODA, I_MOD, REP8(I_MODA),
+/*E0*/ REP16(I_MODA),
+/*F0*/ REP4(I_MODA), I_MODA, I_MODA, I_MODA, I_MOD,
+ /*F8*/ REP4(I_MODA), I_MODA, I_MODA, I_MODA, I_BAD,
+};
+_Static_assert(sizeof(_0f_bits) == 256, "_0f_bits");
+
+static void P(dis)(tdis_ctx ctx) {
+ const uint8_t *orig = ctx->ptr;
+ const uint8_t *ptr = ctx->ptr;
+
+ int opnd_size = 4;
+ int mod, rm = 0;
+restart:;
uint8_t byte1 = *ptr++;
uint8_t bits = onebyte_bits[byte1];
- uint8_t byte2 = 0;
- if (byte1 == 0x0f) {
- byte2 = *ptr++;
- bits = _0f_bits[byte2];
- if (byte2 == 0x39) {
- XXX
- } else if (byte2 == 0x3b) {
- XXX
+ /* printf("b1=%x bytes=%x\n", byte1, bits); */
+ if ((bits & I_TYPE_MASK) == I_SPEC) {
+ if (byte1 == 0x0f) {
+ uint8_t byte2 = *ptr++;
+ bits = _0f_bits[byte2];
+ } else if ((byte1 & 0xf8) == 0xd8) {
+ /* ESC */
+ ptr++;
+ bits = I_MODA;
+ } else if (byte1 == 0xff) {
+ uint8_t modrm = *ptr;
+ if (modrm >> 6 == 3) {
+ int subop = modrm >> 3 & 7;
+ if (subop == 4 || subop == 5) /* JMP */
+ bits = I_JMP | I_MODA;
+ else
+ bits = I_MODA;
+ }
+ } else {
+ __builtin_abort();
+ }
+ }
+got_bits: UNUSED
+ if (bits == I_BAD)
+ return P(bad)(ctx);
+ if ((bits & I_TYPE_MASK) == I_PFX) {
+ if (byte1 == 0x66) {
+ opnd_size = 2;
+ goto restart;
+#ifdef TARGET_x86_64
+ } else if ((byte1 & 0xf0) == 0x40) { /* REX */
+ if (byte1 & 8) /* W */
+ opnd_size = 8;
+ if (byte1 & 1) /* B */
+ rm = 8;
+ goto restart;
+ } else if (byte1 == 0xc4) { /* VEX 3 */
+ uint8_t byte2 = *ptr++;
+ if (!(byte2 & 0x20)) /* VEX.~B */
+ rm = 8;
+ UNUSED uint8_t byte3 = *ptr++;
+ ptr++;
+ int map = byte2 & 0x1f;
+ switch (map) {
+ case 1:
+ bits = _0f_bits[byte2];
+ break;
+ case 2:
+ bits = _0f_bits[0x38];
+ break;
+ case 3:
+ bits = _0f_bits[0x3a];
+ break;
+ default:
+ bits = I_BAD;
+ break;
+ }
+ goto got_bits;
+ } else if (byte1 == 0xc5) { /* VEX 2 */
+ uint8_t byte2 = *ptr++;
+ bits = _0f_bits[byte2];
+ goto got_bits;
+ } else if (byte1 == 0x8f) { /* XOP (AMD only) */
+ uint8_t byte2 = *ptr;
+ /* could be modrm */
+ if ((byte2 >> 3 & 7) == 0)
+ goto modrm;
+ ptr++; /* ok, definitely XOP */
+ if (!(byte2 & 0x20)) /* VEX.~B */
+ rm = 8;
+ int map = byte2 & 0x1f;
+ switch (map) {
+ case 8:
+ bits = I_MODA|I_8;
+ break;
+ case 9:
+ bits = I_MODA;
+ break;
+ case 10:
+ bits = I_MODA|I_32;
+ break;
+ default:
+ bits = I_BAD;
+ break;
+ }
+ goto got_bits;
+#endif
+ } else {
+ /* other prefix we don't care about */
+ goto restart;
}
- } else if ((byte1 & 0xd8) == 0xd8) {
- *ptr++;
- bits = I_MODA;
}
- // get modrm
- int mod, rm, mrlow;
+ UNUSED int modrm_off = ptr - orig;
if (bits & I_MOD) {
+ modrm: UNUSED;
uint8_t modrm = *ptr++;
mod = modrm >> 6;
- rm = modrm >> 3 & 7;
- mrlow = modrm & 7;
+ rm |= modrm & 7;
if (rm == 4) {
/* sib */
ptr++;
}
+ /* displacement */
+#ifdef TARGET_x86_64
+ if (mod == 0 && rm == 5)
+ ptr += 4;
+#endif
+ else if (mod == 1)
+ ptr++;
+ else if (mod == 2)
+ ptr += 4;
}
- if (bits & I_PFX) {
- // this could affect opcode size etc... then we restart
- }
-};
+ int imm_off = ptr - orig;
+
+ /* disp */
+ int imm_bits = bits & I_IMM_MASK;
+ int imm_size;
+ if (imm_bits <= I_32)
+ imm_size = imm_bits;
+ else if (imm_bits == I_v)
+ imm_size = opnd_size;
+ else if (imm_bits == I_z)
+ imm_size = opnd_size == 2 ? 2 : 4;
+ else if (imm_bits == I_p)
+ imm_size = opnd_size == 2 ? 4 : 6;
+ else /* because GCC is stupid */
+ __builtin_abort();
+ ptr += imm_size;
-static void P(dis_x86)(tdis_ctx ctx) {
- void *orig = ctx->ptr;
- P(dis_onebyte)(ctx);
- ctx->op_size = ctx->ptr - orig;
+ ctx->ptr = ptr;
+ ctx->op_size = ptr - orig;
+ /* printf("bits=%x\n", bits); */
+
+ if ((bits & I_JIMM) == I_JIMM) {
+ int32_t imm;
+ const void *imm_ptr = orig + imm_off;
+ switch (imm_size) {
+ case 1: imm = *(int8_t *) imm_ptr; break;
+ case 2: imm = *(int16_t *) imm_ptr; break;
+ case 4: imm = *(int32_t *) imm_ptr; break;
+ default: __builtin_abort();
+ }
+
+ bool cond = (byte1 & 0xf0) != 0xe0;
+ bool call = !(bits & I_JMP);
+ P(branch)(ctx, ctx->pc + ctx->op_size + imm,
+ cond * CC_CONDITIONAL | call * CC_CALL);
+ if (TDIS_CTX_MODIFY(ctx)) {
+ /* newval[0] should be the new immediate */
+ int32_t new_imm = TDIS_CTX_NEWVAL(ctx, 0);
+ uint8_t *new_op = TDIS_CTX_NEWOP(ctx);
+ memcpy(new_op, orig, ctx->op_size);
+ uint8_t *new_imm_ptr = new_op + imm_off;
+ switch (imm_size) {
+ case 1: *(int8_t *) new_imm_ptr = new_imm; break;
+ case 2: *(int16_t *) new_imm_ptr = new_imm; break;
+ case 4: *(int32_t *) new_imm_ptr = new_imm; break;
+ }
+ }
+#ifdef TARGET_x86_64
+ } else if ((bits & I_MODA) == I_MODA && mod == 0 && rm == 5) {
+ int32_t disp = *(int32_t *) (orig + modrm_off + 1);
+ /* unlike ARM, we can always switch to non-pcrel without making the
+ * instruction from scratch, so we don't have 'reg' and 'lm' */
+ P(pcrel)(ctx, ctx->pc + ctx->op_size + disp);
+ if (TDIS_CTX_MODIFY(ctx)) {
+ uint8_t *new_op = TDIS_CTX_NEWOP(ctx);
+ memcpy(new_op, orig, ctx->op_size);
+ /* newval[0] should be the new register, which should be one that
+ * fits in r/m directly since that's all I need;
+ * newval[1] should be the new displacement */
+ uint8_t *new_modrm_ptr = new_op + modrm_off;
+
+ *new_modrm_ptr = (*new_modrm_ptr & ~0xc7) | 4 << 6 | TDIS_CTX_NEWVAL(ctx, 0);
+ *(uint32_t *) (new_modrm_ptr + 1) = TDIS_CTX_NEWVAL(ctx, 1);
+ }
+#endif
+ } else if ((bits & I_TYPE_MASK) == I_JMP) {
+ P(ret)(ctx);
+ } else {
+ P(unidentified)(ctx);
+ }
}
diff --git a/lib/x86/jump-patch.h b/lib/x86/jump-patch.h
new file mode 100644
index 0000000..efd4825
--- /dev/null
+++ b/lib/x86/jump-patch.h
@@ -0,0 +1,32 @@
+#pragma once
+#define MAX_JUMP_PATCH_SIZE 5
+
+static inline int jump_patch_size(uintptr_t pc, uintptr_t dpc,
+ UNUSED struct arch_dis_ctx arch,
+ bool force) {
+ uintptr_t diff = pc - (dpc + 5);
+ /* fits in 32? */
+ if (diff == (uintptr_t) (int32_t) diff)
+ return 5;
+ else
+ return force ? (2+4+8) : -1;
+}
+
+static inline void make_jump_patch(void **codep, UNUSED uintptr_t pc,
+ uintptr_t dpc,
+ UNUSED struct arch_dis_ctx arch) {
+ uintptr_t diff = pc - (dpc + 5);
+ uint8_t *code = *codep;
+ if (diff == (uintptr_t) (int32_t) diff) {
+ *(uint8_t *) code = 0xe9;
+ *(uint32_t *) (code + 1) = diff;
+ *codep = code + 5;
+ } else {
+ /* jmpq *(%rip) */
+ *code++ = 0xff;
+ *code++ = 0x25;
+ *(uint32_t *) code = 0; code += 4;
+ *(uint64_t *) code = dpc; code += 8;
+ *codep = code;
+ }
+}
diff --git a/lib/x86/misc.h b/lib/x86/misc.h
new file mode 100644
index 0000000..c8eee19
--- /dev/null
+++ b/lib/x86/misc.h
@@ -0,0 +1,9 @@
+#pragma once
+#define TARGET_DIS_SUPPORTED
+#define TARGET_DIS_HEADER "x86/dis-x86.inc.h"
+#define TARGET_JUMP_PATCH_HDR "x86/jump-patch.h"
+#define MIN_INSN_SIZE 1
+#define TD_MAX_REWRITTEN_SIZE 100 /* XXX */
+
+struct arch_dis_ctx {};
+static inline void arch_dis_ctx_init(UNUSED struct arch_dis_ctx *ctx) {}